Abstract-A novel circuit model based on a trainable memristorcrossbar network integrated with a CMOS circuit for pattern classification and recognition is proposed and analyzed in this paper. The configurable memristors along each column wires of the crossbar are trained by a standard pattern input from the row wires of the crossbar to represent the pattern. After the training, the crossbar network can classify unknown patterns input from the row wires, and the output current from each column wire will be normalized by the CMOS circuits to denote the probability to classify the unknown patterns with re spect to the standard pattern associated with the column wire. The probabilities can be further processed by a winner-take-all competition circuit for decision making. The circuit simulation results demonstrate that the proposed circuit based on our experimentally demonstrated memristor devices can classify patterns by calculating the probabilities and recognize patterns with distortions. Moreover, the circuit delay for classifying a pattern remains below 1 μs even when the pattern scales up to large dimensions. The large-scale parallel signal processing by the memristor-crossbar/CMOS circuit enables it to classify and recognize patterns with high dimensionality and complexity at a much faster speed than the software-based computers.
I. INTRODUCTION
It is challenging for machines to recognize large dimensional comp lex patterns in speech, handwritten characters, med ical images, bio informat ics, and stocks, etc. Although human brains may classify and recognize those patterns in a seemingly effort less fashion, it is immensely difficult for a co mputer to achieve the same tasks. The software-based computing time for the pattern classificat ion increases exponentially with the pattern dimensions (so-called the curse of dimensionality), wh ich makes the classificat ion of the large dimensional pattern extremely time -consuming and even prohibitive for a modern co mputer and hardware [1] . The complementary metal-o xide-semiconductor (CM OS) based analog integrated circuits have also been designed and fabricated for pattern classificat ion purpose [2] [3] [4] , but the circuits needed to recognize large dimensional patterns are complex, expensive, and energy-consuming.
In this paper, we propose an electronic circu it for large dimensional patterns classification and recognition based on the experimentally demonstrated memristors [5] , configurable resistors [6] , and crossbar networks [7] . The conductance of the memristors at the cross point of the crossbar circuit can be modified to an arbitrary analog value proportional to the amp litude of the input signal fro m the pattern during the training process, which is similar to the memory function of a synapse in a neural network. The crossbar network of the memristor is a simp le network architecture that can be easily expanded to large-scale to process the signals from a pattern with large dimensional inputs in parallel efficiently, and the device density can potentially reach > 10 11 /in 2 in the crossbar circuits fabricated by nanoscale lithography [7] . The memristor-crossbar array is integrated with a Si-based CMOS circuit, and the output of the circuit gives the probability distribution to classify the input pattern with respect to the memo rized patterns. The electronic pattern classificat ion is a high-speed parallel process and can recognize patterns efficiently with high dimensionality and complexity. The lowcost fabrication process for the high-density nanoscale circuits and modern CM OS technology also make the proposed circuit model practically v iable and cost-efficient.
II. CIRCUIT ARCHITECT URE
The pattern recognition circuit aims to classify patterns based on the knowledge of the patterns established statistically fro m supervised or unsupervised training processes, and the circuit classifies the pattern based on the probability belonging to each class. An arbitrary pattern can be abstracted as a vector , based on the law of total probability we can have,
where j i p is the probability for the pattern with the probability function 
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The goal of the circuit is to classify an input pattern by obtaining j p based on eqn. (2) . The latency for solving the equation increases exponentially with the dimensions of the patterns in the software-based methodologies, therefore it is necessary to design an electronic circu it that can solve the problem efficiently.
The proposed pattern classificat ion circu it is shown in fig.  1 . The circu it can be divided into two parts: (1) signal inference circu it co mposed of a crossbar memristor network and CMOS operational amp lifiers (opamp), and (2) a winnertake-all (WTA) decision-making co mpetition circu it.
In the inference stage, an input pattern can be represented fig. 1 Following the Kirchhoff's Current Law at both the row and column wires of the crossbar circuit shown in fig. 1 , 
The conductance ij g can be modified to be proportional to 
A. Pattern Classification
In the simu lation, four characters, "A", "C", "L", and "U", as are shown in fig. 3(a 
B. Distorted Patterns
The proposed circuit is further assessed in terms of the responses to distorted patterns. Fig. 4(a) shows the distorted patterns when they transform fro m standard "A" to "C", and the hamming d istance, which is defined as the count of the different components of the input voltage vectors of the distorted and original patterns, increases from 0 to 8 (the intrinsic hamming distance between standard "A" and "C" is 8.). Fig. 4(b) characterizes the output of the circuit to the different input patterns transformed fro m "A" to "C" in terms of the output classificat ion probability j p (before WTA competition) as the function of the hamming distances. It can be seen that when the pattern transforms fro m "A" to "C", A p , the probability to classify the pattern as "A", decreases fro m 1 to 0, mean while C p , the probability to classify the pattern as "C", increases from 0 to 1. The patterns with approximately equal hamming distance from "A" and "C" may confuse the competition circu it and lead to erroneous decisions. 
C. Circuit Delay
High speed is one of the major advantages of the proposed pattern recognition circuits. The circuit delays, defined as the time for the circuit outputs being bifurcated toward different directions in the inference stage (as shown in fig. 3(b) ), and the time for the outputs being settled to the stable values in the competition stage, are analy zed.
In the proposed circuit, the delay not only depends on parameters of the device elements, but also influenced by the input patterns, as shown in fig. 4(c) . When pattern transforms fro m "A" to "C", both the delays on the inference and competition stages change as the function of the hamming distance of the patterns distorted from the standard patterns, and are maximized at the position with appro ximately equal hamming distance from "A" and "C". The delay on the inference stage takes 70%~80% of the overall delay.
D. Dimension Scaling
When the dimension of the input pattern, N, scales up, the equivalent circu it for characterizing the delay has been illustrated in fig. 5(a) , where 
Based on our circuit design, the conditions 
The circuit 3-dB bandwidth approaches p  when the input vector dimension N scales up, therefore, the circuit delay initially increases with N and saturates at the intrinsic delay of the opamp. Fig. 5(b) shows the circuit speed characteristics based on the simulation on the inference stage when the input vector dimension scales up. It can be seen that the circuit delay drastically increases with N over the low dimensional range (N < 8), however, saturates approximately at 800 ns on the large dimensional range (N > 16). The results indicate that the proposed circuit is potentially capable to classify patterns with large dimensions at a much faster speed than the softwarebased computer. 
E. Energy Consumption
The energy consumption for the circu it is calculated, it takes ~1 pJ per d imension to recognize a pattern. The maximal power density at each cross point in the crossbar is ~1 μW/μm 2 , which falls in the range of the power density in a standard Si CMOS circuit. The typical operat ion power for each opamp in the circuit is 40 μW. It is worthwh ile to notice that the delay of the proposed pattern classification circuit is associated with the 3-d B bandwidth of the opamp. One can further min iaturize the power consumption by incorporating opamps with smaller bandwidth, however, at the cost of an increased delay and therefore lo wer speed. Carefu l t rade-off has to be made between power and speed for specific applications.
IV. CONCLUSION A novel circuit model for pattern classification has been proposed based on statistic theorem. The circuit architecture is composed of a memristor-crossbar/CMOS hybrid network, with each colu mn of the crossbar representing a pattern class.
When a pattern is input fro m the row wires of the crossbar, the output current fro m each colu mn is normalized by a CMOS analog circuit, and the probability to classify the input pattern to a class is denoted in terms of the normalized output current fro m each colu mn. By co mparing the output currents, the input pattern can be finally classified to a class with the largest probability in a winner-take-all co mpetit ion circu it. The delay to classify a pattern is at the order of s ub-μs and does not increase when the pattern dimension scales up, which endows the circuit with the capability to recognize patterns with large dimensions at a speed much faster than the software-based computers.
